Gaois

Cóip statach de shonraí a easpórtáiltear ó IATE ó am go chéile atá sa chnuasach seo. Níor cheart glacadh leis gurb ionann i gcónaí an t-eolas a thugtar faoi iontráil anseo agus a bhfuil sa leagan reatha den iontráil ar IATE. Is féidir an leagan reatha sin a cheadú ach cliceáil ar an nasc atá ar thaobh na láimhe deise ag barr gach iontrála. Breis eolais »

2 thoradh

  1. EDUCATION AND COMMUNICATIONS|information technology and data processing · INDUSTRY|electronics and electrical engineering
    moillaga geata Tagairt Faomhadh an téarma seo mar chuid de Thionscadal Lex
    ga
    moill ar fhorleathadh don gheata Tagairt "Rialachán (AE) Uimh. 388/2012 lena leasaítear Rialachán (CE) Uimh. 428/2009 ón gComhairle lena ndéantar córas Comhphobail a chur ar bun chun rialú a dhéanamh ar onnmhairiú, ar aistriú agus ar bhróicéireacht ítimí dé-úsáide agus ar iad a bheith ar idirthuras, CELEX:32012R0388/GA ;Faomhadh an téarma seo mar chuid de Thionscadal Lex"
    ga
    Gatterverzögerungszeit
    de
    gate delay | gate propagation delay | gate delay time
    en
    Sainmhíniú time between equal events on the input and output waveforms of a gate Tagairt Mazda F. F., Electronics Engineer's Reference Book, 6th edition. Butterworth-Heinemann, 2013 ISBN: 1483161064, 9781483161068
    Nóta Mazda F. F., Electronics Engineer's Reference Book, 6th edition. Butterworth-Heinemann, 2013 ISBN: 1483161064, 9781483161068
    temps de traversée par porte
    fr
  2. EDUCATION AND COMMUNICATIONS|information technology and data processing · INDUSTRY|electronics and electrical engineering
    moillaga forleata in aghaidh an gheata Tagairt "Faofa ag an gCoiste Téarmaíochta, www.tearma.ie ;Faomhadh an téarma seo mar chuid de Thionscadal Lex"
    ga
    Signallaufzeit je Grundgatter
    de
    propagation delay time per gate
    en
    Sainmhíniú time required for the change in input to generate the corresponding change in output within each logic gate Tagairt "COM-EN, based on 'Logic gate', Wikipedia https://en.wikipedia.org/wiki/Logic_gate [24.1.2019]; 'Propagation Delay', VLSI n EDA https://vlsiuniverse.blogspot.com/2014/07/propagation-delay.html [24.1.2019]; Community regime for the control of exports, transfer, brokering and transit of dual-use items (Recast), 02009R0428-20161116/EN"
    Nóta "Basic gate propagation delay time is not to be confused with the input/output delay time of a complex monolithic integrated circuit. Reference: Council Regulation (EC) No 428/2009 setting up a Community regime for the control of exports, transfer, brokering and transit of dual-use items (Recast), CELEX:02009R0428-20171216/EN"
    retard de propagation par porte
    fr